A High Parallelism LDPC Decoder with an Early Stopping Criterion for WiMax and WiFi Application
نویسندگان
چکیده
منابع مشابه
LDPC Decoder LLR Stopping Criterion
The log-likelihood ratio test on a single check node within the LDPC decoder is monitored to develop a stopping criterion for the decoder that is better than previous stopping criteria, without sacrificing the BER performance. Simulation results are presented for the transmission of the rate 1 2 (288, 576) WiMAX 802.16e LDPC code digits using binary phase shift keying (BPSK) over an AWGN channel.
متن کاملUltra-low Power LDPC Decoder Design with High Parallelism for Wireless Communication System
............................................................................................................... i Acknowledgement ............................................................................................. vi Content .............................................................................................................. vii Figure List ......................................
متن کاملComplexity efficient stopping criterion for LDPC based distributed video coding
In several distributed video coding architectures, a well-known complexity trade-off exists, where the low encoding benefits are paid with a higher decoding complexity. In a feedback channel based DVC architecture, the high decoding complexity is mainly due to the Slepian–Wolf decoding and the repetitive requestdecode operation, especially when there is no initial encoder rate estimation or ite...
متن کاملBefore convergence early stopping criterion for inner LDPC code in DVB standards
HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau...
متن کاملHigh-Throughput Irregular LDPC Decoder
Abstract— This paper presents a high-throughput area-efficient decoder design for the irregular Quasi-Cyclic (QC) Low-Density Parity-Check (LDPC) codes. Two new techniques are proposed, including parallel layered decoding architecture (PLDA) and critical path splitting. PLDA enables parallel processing for all layers by establishing dedicated message passing paths among them. The decoder avoids...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IPSJ Transactions on System LSI Design Methodology
سال: 2010
ISSN: 1882-6687
DOI: 10.2197/ipsjtsldm.3.292